Beranda Loker Detail
B
Engineering 🏢 Full Time ⭐️ Terverifikasi

Physical Design Engineer - Singapore

ByteDance
Singapore
Estimasi Gaji
SGD 8.000 – SGD 15.000
Terbaru
Live Update
12 Juli 2026
Batas Akhir
12 Jul 2027

Deskripsi Pekerjaan

The Silicon Platform Team acts as the core R&D middleware group for chip development within the company. We are dedicated to designing high-performance computing infrastructure that powers our global ecosystem. As a Physical Design Engineer, you will be instrumental in transforming high-level architecture into physical silicon implementation. Your work will directly impact the speed and efficiency of our AI models, ensuring we remain at the forefront of technological innovation. You will collaborate closely with architects, verification engineers, and software developers to ensure seamless integration and optimal silicon performance.

At ByteDance, we are not just building software; we are building the hardware foundation that powers the future of digital interaction. This role offers a unique opportunity to work on cutting-edge semiconductor projects within a dynamic, fast-paced environment.

Tanggung Jawab

  • Lead the physical design implementation flow, including synthesis, place & route (P&R), and timing closure for complex ASIC designs.
  • Develop and optimize custom EDA scripts and methodologies to improve design productivity and yield.
  • Perform thorough DRC, LVS, and ERC checks to ensure design rule compliance and manufacturability.
  • Analyze and resolve timing violations, power analysis, and area optimization challenges.
  • Collaborate with cross-functional teams to drive the design from RTL to GDSII tape-out.
  • Stay updated with the latest advancements in semiconductor technology and process nodes.

Kualifikasi

  • M.S. or Ph.D. in Electrical Engineering, Computer Engineering, or related field.
  • Minimum of 3-5 years of experience in Physical Design (PD) or VLSI implementation.
  • Strong proficiency in scripting languages such as Python, Perl, or TCL.
  • Hands-on experience with industry-standard EDA tools like Cadence Innovus, Synopsys DC, ICC2, or PrimeTime.
  • Deep understanding of CMOS process design rules and timing analysis methodologies.
  • Excellent problem-solving skills and the ability to work in a fast-paced, collaborative environment.

Keahlian yang Dibutuhkan

Physical Design VLSI ASIC Chip Design RTL-to-GDS Timing Closure Python Cadence Synopsys DRC LVS EDA Semiconductor Engineering

Siap Mengambil Tantangan Ini?

Pastikan resume Anda sudah siap. Kirimkan lamaran Anda sekarang sebelum tanggal deadline.

Lamar Sekarang

Lowongan Terkait

Rekomendasi pekerjaan serupa untuk Anda

Lihat Semua